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Abstract—The recent paradigm shift towards the transmission of large numbers of mutually interfering information streams, as in the
case of aggressive spatial multiplexing, combined with requirements towards very low processing latency despite the frequency
plateauing of traditional processors, initiates a need to revisit the fundamental maximum-likelihood (ML) and, consequently, the
sphere-decoding (SD) detection problem. This work presents the design and VLSI architecture of MultiSphere; the first method to
massively parallelize the tree search of large sphere decoders in a nearly-concurrent manner, without compromising their
maximum-likelihood performance, and by keeping the overall processing complexity comparable to that of highly-optimized sequential
sphere decoders. For a 10⇥ 10 MIMO spatially multiplexed system with 16-QAM modulation and 32 processing elements, our
MultiSphere architecture can reduce latency by 29⇥ against well-known sequential SDs, approaching the processing latency of linear
detection methods, without compromising ML optimality. In MIMO multicarrier systems targeting exact ML decoding, MultiSphere
achieves processing latency and hardware efficiency that are orders of magnitude improved compared to approaches employing one
SD per subcarrier. In addition, for 16⇥16 both “hard”- and “soft”-output MIMO systems, approximate MultiSphere versions are shown to
achieve similar error rate performance with state-of-the art approximate SDs having akin parallelization properties, by using only one
tenth of the processing elements, and to achieve up to approximately 9⇥ increased energy efficiency.
Index Terms—Sphere Decoding, Parallel Processing, Large Multiple-Input–Multiple-Output (MIMO), Lattice Search.
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1 INTRODUCTION
THERE is a general consensus that future mobile [2]and local area wireless communication systems [3], [4]
shall be able to support very high peak user and network
rates as well as very large numbers of connected devices,
while keeping the latency requirements at very low levels.
These needs have triggered a paradigm shift from orthogonal
transmissions to systems where we intentionally transmit a
large number of mutually interfering information streams,
as in the case of multi-antenna (MIMO) deployments for
aggressive spatial multiplexing. In this direction, and to
keep detection complexity low, large and massive MIMO
systems typically employ linear detection schemes, which
however, can provide near-optimal performance only when
the number of users is much smaller than the number of
access-point or base-station antennas [5], [6]. Thus, typical
large/massive MIMO deployments leave a large portion of
the MIMO channel capacity unexploited, just for coping
with the inefficiency of the linear detection approaches.
Alternatively, maximum-likelihood (ML) detection schemes,
allow to efficiently demultiplex as many mutually interfer-
ing information streams (e.g., spatially multiplexed users) as
the number of the observed signals (e.g., base-station anten-
nas) [5]. Still, even after translating the ML problem into a
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tree search, and solving it by means of sphere decoding [5],
[7], [8] the corresponding processing and latency require-
ments increase exponentially with the number of mutu-
ally interfering information streams, substantially exceeding
the processing capabilities of general purpose processors.
These processing requirements, along with the - soon to
be reached - plateau in the speed of microprocessors [9]
prevent traditional systems from supporting large numbers
of mutually interfering streams and, therefore, from scaling
the achievable throughput gains and device connectivity.
At the same time, emerging system-on-chip architectures
promise tens or even hundreds of cores per chip [10], some-
thing already feasible in graphics processing units (GPUs).
In the presence of such multiple processing element (PE)
architectures the complexity problem translates to the effi-
cient utilization of available PEs or, equivalently, workload
parallelization. Parallelizing the sphere decoder (SD) is a
challenging task since its computational efficiency is deter-
mined by the ability to prune (i.e., exclude nodes from the
tree search) large parts of the tree at an early stage of the tree
search without compromising its algorithmic optimality. In
order to achieve this, typical SD approaches providing the
exact ML solution are of sequential nature. They start by
finding a “good” candidate solution (i.e., one of relatively
small Euclidean distance from the received signal) and
they continue searching sequentially for “better” candidates
without compromising the ML optimality while applying
tree pruning strategies that become more aggressive any
time a new candidate solution is found. Trivial paralleliza-
tion approaches consisting of (nearly) independent parallel
sub-processes, can result in less efficient tree pruning, and
in turn, in highly increased processing requirements.
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able and able to consistently reduce latency given additional
processing power. It should be complexity efficient and not
substantially increase the overall workload when increasing
the number of PEs. For implementation purposes it should
be nearly “embarrassingly parallel” and therefore minimize
dependencies and communication overhead, which intro-
duce latency and can moderate if not obliterate scalability
and parallel efficiency [11]. In order to effectively allocate
available processing power (PEs), an “ideal” parellelization
method should also be adjustable to the transmission condi-
tions. The methodology should be generic and applicable to all
kinds of SDs including breadth-first and depth-first as well
as exact (guaranteeing the ML solution) and approximate.
Finally, it should be transparent to the choice of the imple-
mentation platform. In Many-Processor Systems on Chips
(MPSoCs) for example, a PE can be a designated processor,
in FPGA designs, a specifically allocated part of the chip and
in GPU implementations the PE can be a separate thread.
Many SD implementations involve parallelism, but with-
out meeting the above characteristics. For example, both
depth-first [8], [12] and breadth-first [13] SDs perform sev-
eral Euclidean distance calculations in parallel, at each level
of the SD tree, exploiting a limited degree of data paral-
lelism. However, before the next data set can be processed
in parallel, the necessary sorting operations introduce sig-
nificant dependencies. This strategy is highly-dependent
on the specific realization platform, inflexible, and cannot
be efficiently employed to decrease latency in large SDs.
Similarly, [14] proposes a low-dimensional, real-valued SD
of limited degree of parallelism, accelerating the sequential
case by only up to 2⇥ and only in low SNRs.
In GPU implementations, Khairy et al. [15] concurrently
run multiple, low-dimensional (4 ⇥ 4) SDs without though
parallelizing each SD. Wu et al. [16] and Jo´sza et al. [17]
parallelize a low-dimensional MIMO detection process on
GPUs. However, Wu et al. use a Trellis-decoder-like approx-
imation of the SD which is not efficient for dense modu-
lations and large MIMO systems, and Jo´sza et al. perform
aggressive and nearly exhaustive parallel search of multiple
subtrees without accounting for the overall complexity and
by exhaustively trying different partitioning configurations.
Hence, their approach is inappropriate for MPSoC or FPGA
implementations and lacks theoretical reasoning.
Yang et al. [18], [19] propose a multi-core architecture
for parallel high-dimensional SDs i.e., to the best of our
knowledge the only other multi-core depth-first SD in the
open literature. To parallelize the tree search, the SD tree in
[19] is partitioned in subtrees consisting of only one node on
the higher levels, and all possible nodes at the lower levels
of the tree. The authors’ SD partitioning starts first by allo-
cating all the nodes of the higher level to subtrees, and each
of the subtrees is then partitioned using the same principles
provided that there are still available PEs. This partitioning
strategy is very practical in terms of implementation, but
cannot adjust to the transmission conditions [20], [21], [22].
Furthermore, to avoid visiting a node twice and control the
overall complexity, Yang et al. employ an interconnection
network to determine which of the nodes will be processed
by which PE and to distribute the most promising solution
from each of the subtrees. This reduces the flexibility of
the approach, and therefore its efficiency when applied to
platforms that require SIMD processing, as is the case of
GPUs or implementations on individual processing blocks.
The fixed complexity SD (FSD) [23] sacrifices the ML
optimality to acquire good parallelization properties. How-
ever, to efficiently parallelize such an SD, the available
number of PEs should be a multiple of the order of the
transmitted constellation. In addition, the way the FSD
determines the tree paths to process in parallel, is pre-
defined and cannot adjust to the transmission conditions. As
shown in Section 3.2.4, our proposed approach can rectify
these weaknesses. Koo et al. [24] propose a parallel version
of the FSD, but with each concurrent set of tasks being
followed by sequential operations. Consequently, their ap-
proach is bounded by the FSD’s error-rate, and while the
corresponding complexity can be smaller than FSD’s this
comes at the cost of random processing latency, in contrast
to FSD. Moreover, [24] requires significant synchronization
overhead per tree level, which together with the complex
control/data flow of the processing element makes this
approach unsuitable for anything besides a general purpose
processor. This work proposes MultiSphere, the first SD
of an “ideally” parallelized SD. As result, MultiSphere not
only claims unexploited throughput in large MIMO uplink
transmissions where traditional precoding approaches are
infeasible, but it also facilitates efficient MIMO transmission
without channel knowledge at the transmitter side (both in
the uplink and the downlink), enabling high-throughput,
and low-latency signal transmission as envisaged by future
ultra-reliable, low latency mobile communication (uRLLC)
systems. MultiSphere’s unique characteristics originate from
its ability to early examine the candidate vector solutions
(i.e, SD tree paths) that are most likely to include the
transmitted vector. We will hereafter refer to these most
promising paths as seeds. The process of identifying the
seeds can take place a priori, (i.e. before any information is
received), and is based on the transmission characteristics
(e.g., MIMO channel and signal-to-noise ratio). In this direc-
tion, in Section 3.1, we first introduce the concept of the Tree
of Promisewhere the symbols constituting a candidate vector
solution are described by their relative ordered distance to
the received signal (e.g., k-th closest symbol to the received
signal), without though requiring the actual value of this
received signal. Then, to each node in the Tree of Promise
we assign a novel Metric of Promise (MoP) which approxi-
mates the actual probability of that node to be part of the
transmitted vector (see Section 3.1.1). As described in 3.1.2,
MultiSphere then employs a novel tree partitioning method
which, based on the identified seeds and the number of the
available PEs, splits the Tree of Promise (and equivalently
the search space) into subtrees while preserving the ML
optimality. In Section 3.1.3, MultiSphere employs a new
method to map the actual transmitted (e.g., QAM) symbols
to each subtree without performing any sorting operations,
in order to preserve the complexity and energy efficiency
of the approach. Then, when all subtrees are searched in a
nearly concurrent manner, we propose a new node traver-
sal strategy and enumeration in Section 3.2.1 that minimizes
unnecessary Euclidean distance calculations and applies to
both sequential and the proposed parallel SD; in contrast
to existing approaches ( [5], [12], [25]) that only apply to
3sequential SDs.
In orthogonal multicarrier systems, like OFDM where
there is no mutual interference between the subcarriers
one can perform parallel detection by utilizing an exact,
depth-first SD per subcarrier. However, as we discuss in
Section 3.2.3, such a naive parallelization strategy is un-
able to efficiently reduce latency. On the other hand, as
shown in Section 5.1, parallelizing each SD by means of
MultiSphere and by sequentially processing each subcarrier,
we can reduce latency by several orders of magnitude, for
the same number of PEs and while preserving the ML
optimality. Furthermore, in order to effectively exploit a
large number of available PEs, Section 3.2.2 introduces a
method that exploits the newly introduced MoPs to adjust
the number of allocated PEs so that if their utilization is unable
to significantly reduce latency, we can avoid PE redundancy
and thus increased complexity. Then, based on this method,
in Section 3.2.3 we propose a new PE scheduling approach,
that allocates a variable number of PEs to different SD
processes, and we show that such a scheme, is the first
able to effectively reduce latency by increasing the number
of PEs, while preserving ML optimality in a multicarrier
multiantenna (MIMO) system.
MultiSphere has been evaluated in MIMO, spatially-
multiplexed, multi-carrier systems using both mathemati-
cally modelled channels and actual channel traces collected
in an indoor environment. Several versions of MultiSphere
have been considered, ranging from exact “hard” to ap-
proximate “soft-output”. We show that compared to MIMO
systems which exploit parallelism on a subcarrier level,
MultiSphere can achieve two orders of magnitude reduction
in processing latency at the same degree of parallelismwhile
it can still exploit any amount of available PEs in order
to further reduce this latency, even if that amount exceeds
the number of subcarriers. Despite MultiSphere’s seemingly
more complex structure (see Section 3.2.1), our novel VLSI
architecture and effective design concepts (Section 4) show
that MultiSphere’s VLSI processing throughput for exact
detection with 32 processing elements for a 10⇥10, 16-QAM
system is 29⇥ higher against efficient sequential detec-
tors, thus validating MultiSphere’s efficiency. Similarly, for
approximate soft-output detection our approach achieves
almost an order of magnitude increased efficiency.
The rest of the paper is organized as follows. Sec-
tion 2 introduces sphere decoding fundamentals. Section
3 presents MultiSphere’s design while Section 4 proposes
an efficient VLSI architecture for both hard and soft-output
MultiSphere. Section 5 extensively evaluates the proposed
algorithmic design and VLSI architecture and Section 5.1
discusses MultiSphere’s extension to soft-output systems.
2 SPHERE DECODING FOR MIMO SYSTEMS
For a spatially multiplexed MIMO system consisting of nt
transmit and nr receive antennae the received signal vector
is y=Hs+w, whereH is the nr⇥nt MIMO channel matrix, s
is the transmitted symbol vector whose elements belong to a
constellation O of size |O| andw is the additive white Gaus-
sian noise vector. By QR-decomposing the MIMO channel
matrix as H = QR the ML problem translates into finding
sˆ = argmins2Ont key   Rsk2, with Rij being the elements of
R, and ey=Q⇤y [5], [7], [8] . Since R is an upper triangular
matrix, finding the ML solution can be transformed into
a tree search of height nt and branching factor |O|. Each
node at a level l can be characterized by its partial symbol
vector s(l) = [sl, sl+1, . . . , snt ] which describes the path
from the root to that node, as well as from its partial Eu-
clidean distance (PD) which can be calculated recursively as
d(s(l))=d(s(l+1)) + c(s(l)), where c(s(l)) =
   eyl  Pntj=lRljsj   2
is the non-negative cost assigned to each branch. The ML
problem translates then into finding the leaf-node with the
minimum d(s(1)). In depth-first SDs with radius update and
Schnorr-Euchner enumeration [5], [8], the initial squared
radius r2 =1. Any time a leaf node is reached for which
d(s(1))< r2, r2 is updated to d(s(1)). Upon meeting a node
s(l), if d(s(l))  r2 then this node, its children nodes and its
siblings with all their descendants are excluded from the
tree search (i.e., they are pruned). Following the Schnorr-
Euchner tree-traversal [26] for node expansion, the nodes
are visited in ascending order of their PDs. Since depth-first
SDs with radius update and Schnorr-Euchner enumeration
have been shown to be very efficient in practice [5], [8] and
capable of delivering the ML solution, this is the structure
that we will adopt for all our parallel SDs.
3 MULTISPHERE DESIGN
In order to describe all possible solutions, alternatively to
the “traditional” SD tree, MultiSphere introduces the con-
cept of a Tree of Promise where the symbols constituting
a candidate vector solution (i.e., the SD tree nodes) are
described by their relative ordered distance to the received
signal. Then, MultiSphere introduces a new Tree of Promise
partitioning method, which adjusts to the transmission chan-
nel without compromising the ML optimality (see Section
3.1). The Tree of Promise (and therefore the original SD tree)
is split into subtrees which are processed in parallel by the
PEs. This partitioning can take place offline, based on the
average channel characteristics, or “on-the-fly”, whenever
the transmission channel changes following each QR de-
composition. This adds preprocessing latency to that of the
QR decomposition. However, the partitioning latency scales
linearly with nt in contrast to the QR decomposition latency
which scales almost cubicly with the number of transmit
antennae. After SD partitioning, MultiSphere applies a new
symbol-to-subtree allocation method (see Section 3.1.3) which,
in contrast to other schemes [18], maps nodes to PEs without
introducing dependencies and minimizes redundant calcu-
lations across PEs. Each PE performs depth-first subtree
traversal with Schnorr-Euchner enumeration [26], according
to which, nodes are visited in ascending order of their PDs.
Several approaches have been proposed [5], [8], to avoid
exhaustive calculation and sorting of the PDs. However,
they are not applicable to MultiSphere since their ordering
is sequential (finding the kth smallest PD, requires finding
the (k   1)th smallest PD first, starting from k= 1). To that
end, in Section 3.2.1 we introduce a new tree traversal and
enumeration method which meets MultiSphere’s needs.
MultiSphere’s tree searches execute nearly indepen-
dently. They interact only once, after they have all reached
their first leaf node. The r2 of each subtree is then replaced
by that of the leaf node with the minimum PD across all
4parallel SDs. The search is terminated when all subtrees
have been searched, the detection output being the leaf
node with the minimum PD across all subtrees. The overall
processing latency is determined by the slowest parallel SD.
3.1 MultiSphere’s preprocessing: SD Tree partitioning
MultiSphere’s SD partitioning consists of a) the seeds identi-
fication, which finds NPE paths (seeds) in the Tree of Promise,
the ones most promising to constitute the correct solution
(i.e., to be the transmitted vector) with NPE being the
number of available PEs and b) the seeds to subtrees expansion,
which assembles subtrees around these seeds so that their
union forms the original SD tree.
3.1.1 Seeds Identification
The relative position vector (RPV) m describes a tree path, in
the Tree of Promise by means of the ordered (in terms of PDs)
position of its nodes to the received observable. If the lth
element of m equals k, then, for the corresponding path,
its node at level l is the kth closest node to the received eyl.
If, for example, m = [1, 2, 3]T the path consists of the node
with the third smallest PD at the highest level of the tree
(i.e., m(3) = 3), its child with the second smallest PD at the
second level of the tree, and its child with the smallest PD
at the lowest level of the SD tree.
Finding the exact probability for each path to include
the correct solution is clearly an non-trivial task that would
require difficult integrations with no obvious, closed-form
solutions. In order to avoid such calculations we propose a
Metric of Promise (MoP)M, related to a proposed approxi-
mation of the corresponding probability (please refer to the
Appendix for details). In particular, the proposed MoP for
an SD tree path with RPV m is
M (m) =  
ntX
l=1
ln
⇢
e 
↵l[ml 1]|Rll|2
2 2   e 
↵lml|Rll|2
2 2
 
(1)
with M (m) ⇡  ln P ⇥xm=s(t)⇤ , where xm denotes the
symbol vector related to path m and ↵l depends on the
minimum distance dQAM between QAM symbols at level
l (e.g., for dQAM = 2, ↵l = 1.11). Then, the smaller M (m)
is, the more likely it is for path m to include the correct
solution.
The MoP in Eq. 1 requires knowledge of the noise
variance  2. However, as shown in the Appendix, if  2 is not
known, we can instead use the following simplified MoP
Ms (m) =
ntX
l=1
↵l [ml   1] |Rll|2 , (2)
where, provided that the same QAM constellation is used
per transmit antenna, the terms ↵l will be the same for all l
values, and can be ignored as they won’t affect finding the
paths with the smallest Ms values. As we show in Section
5, Ms is equally efficient with M regarding its ability to
reduce decoding latency. However, the lack of knowledge of
 2 prevents from using methods similar to the one proposed
in Section 3.2.2 or 3.2.3 to avoid the unnecessary allocation
of PEs or to efficiently allocate (schedule) PEs in multicarrier
systems. We note that both metrics are independent of any
channel statistics, and independently exploit each channel
Fig. 1: Tree of Promise and expansion of seeds m1 = [1, 1, 1]T ,
m2 = [1, 2, 1]T , m3 = [1, 1, 2]T , (bold) into subtrees T1 (dotted),
T2 (solid), T3 (dashed) in (ii). Their union is the full SD tree.
Nodes may appear among several subtrees.
realization. The metricMs is an improved yet less complex
version, of the heuristic MoP proposed in our original work
in [1]. Since the MoPs are not a function of the actual
received signal they can be pre-calculated before data de-
tection (i.e., before sphere decoding). In addition, both M
and Ms can be calculated in a recursive manner, similarly
to traditional SDs. As we explain in the end of this Section,
the seeds identification does not need to be exact to preserve
ML optimality. Thus, they can be found in a K-Best manner
with K=NPE , requiring latency of the order of NPE ·nt.
3.1.2 Seeds to Subtrees Expansion
The Seeds Identification process outputsNPE seeds, each with
its own RPV mi (i = 1, . . . , NPE) for each of which there is
one node defined per tree level. The subtrees expansion of
a seed is then used to construct a corresponding subtree Ti
(i.e., for each of which there is a range of nodes defined per
tree level) which, similarly to the seeds, is also expressed
in terms of RPVs. These subtrees will later be processed by
the respective PE. Seeds mi are sorted in ascending order
of their indices mi(l), starting from l = nt. Seeds with the
same elements from nt until a level l are sorted in ascending
order of elements at level l 1. Then, for eachmi the subtrees
are created according to Algorithm 1, so that the union of
all Ti forms the original SD tree, in order to preserve ML
optimality. In the example of Fig. 1, the expansion of T2
starts from the first node that is part of m2 and not part
of adjacent seeds, i.e., m1 and m3 (step 2). The algorithm
continues by allocating sibling nodes and their descendants
(step 3), and continues traversing up the tree and allocating
sibling nodes with greater indices that do not belong to
the following seed (step 5 allocates no such nodes). The
algorithm will, in the worst case, reach level l=1, and then
traverse up to l = nt allocating nodes in the process, and
resulting in a latency of O(2nt).
3.1.3 Symbol-to-Subtree Allocation
Tree partitioning provides the nodes to be processed by
each MultiSphere SD as a function of their ordered distance.
In Fig. 1, for example, subtree T3, will consist of the 2nd
and 3rd closest symbols at l = 3 (or the nodes for which
m3(3) = 2 andm3(3) = 3) and all their descendants. In high
order systems, finding the actual symbols would require
exhaustive PD calculations and sorting of the corresponding
5Algorithm 1 MultiSphere’s Seeds to subtrees expansion.
MultiSphere - Seeds to subtrees expansion
Input: m, |O|, nt, NPE , i // Seeds
Output: Ti // Subtree i
Initialize: l nt, Ti  ; // Current level
Initialize: B(nt+1) {1, · · · , NPE} \ [i  1, i+ 1] //
B : (nt + 1)⇥NPE non-unique indices buffer
1: for l = nt to 1 do
2: if 9 k, k2B(l+1) : mi,l=mk,l, 8 k 6= i then
3: Bl  k // Store non-unique indices
4: else break end if
5: end for
6: splitlevel l
7: for l = splitlevel to nt do
8: find max(mk,l), 8 k2B(l+1)
9: if mi,l=max(mk,l)  1 then
Ti  Ti [ descendants and ancestors of mi,l
10: break
11: else if mi,l<max(mk,l) then bound(l) m(i+1),l 1
Ti  Ti [ all nodes at l with indices j : j 2
[mi,l, bound(l)], descendants and ancestors
12: break
13: else bound(l) |O|
Ti  Ti [ all nodes at l with indices j : j 2
[mi,l, bound(l)] and their descendants
14: end if
15: end for
16: return Ti
nodes multiple times across the parallel SDs. To avoid these
redundant calculations, MultiSphere uses an approximate
predefined order to allocate symbols to subtrees, based on
calculating minimum Euclidean distances depending on the
relative position of the received point and the constellation
geometry. In addition, it uses a symbol mapping of two-
dimensional zigzag coordinates. In one-dimensional symbol
constellations, the sorted order of the symbols in terms of
their distance to the received point can be easily found in a
zigzag manner [5], [8] after finding the closest constellation
symbol s(c)l to the “equivalent (in the constellation domain)
received point”
yl =
(
(eyl  Pntj=l+1Rljsj)R 1ll , 1  l < nteyntR 1ntnt , l = nt (3)
Using the zigzag concept each symbol in a two-dimensional
constellation can be mapped in terms of its zigzag coordi-
nates (zzx, zzy), as shown in Fig. 2. MultiSphere’s preorder-
ing is based on the relative position of yl to s
(c)
l . In particular,
after finding s(c)l , we know that yl (shaded triangle in Fig.
2) will always lay in a square with one of its edges at
s(c)l and a side length equal to the half of the minimum
distance dQAM between QAM symbols. Thus, a minimum
Euclidean distance dmin from any constellation point s to
yl can be calculated as in Fig. 2. Then, MultiSphere uses
a predefined order that approximates the actual one. In
particular, if we want to allocate to a subtree the kth closest
symbol to s(c)l , MultiSphere allocates instead the symbol
whose zigzag coordinates are the ones of the kth smallest
dmin. For example, in Fig. 2, if the fourth closest symbol to
s(c)l needs to be allocated, we instead allocate the symbols
with the zigzag coordinates (1,1). To precalculate the dmin
values we assumed that s(c)l is an inner constellation symbol.
If two or more symbols have the same dmin but different zzx
or zzy , the dmin values are sorted in an ascending order
of their corresponding coordinates. We note that despite
the fact that there are four possible squares where yl can
lie, all dmin values, predefined orders and corresponding
zigzag coordinates exploit constellation symmetry, signif-
icantly reducing the architectural overhead compared to
the preordering initially proposed in [1]. We note that this
approximate ordering does not affect optimality since the
union of all constructed sub-trees still forms the original
SD tree. In addition, since the relative sequence is stored
via zigzag coordinates, mapping is feasible even if s(c)l is
an outer constellation symbol. Then, dmin is still a valid
lower limit of the corresponding Euclidean distance, since
zigzagging from s(c)l will point to a symbol which is even
further than what was initially assumed.
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Fig. 2: Predefined order example for 16-QAM.
3.2 MultiSphere’s Sphere Detection
3.2.1 Tree Traversal and Enumeration
Upon expanding a node, MultiSphere’s SDs visit children
nodes in ascending order of their PDs (see Section 2). To
avoid calculating and sorting all PDs at each level, enu-
meration methods have been proposed [5], [8] which, as
discussed, are not applicable to MultiSphere due to their
sequential ordering. MultiSphere performs the following
enumeration instead. From the set of potential symbols to
be visited at a specific tree level and for each existing zzx
coordinate, we identify the symbols with the minimum zzy .
This results in a subset of at most
p|O| symbols having
unique zzxs. Out of this subset, we calculate the PD of the
symbol with the minimum zzx for which zzy = 0, if such a
symbol exists. In addition, we calculate and store in a buffer
Q, of maximum size p|O| the PDs of the symbols with
zzy 6= 0. We first visit (and remove from Q) the symbol with
the smallest PD in Q. If (zzkx , zzky ) are the zigzag coordinates
of the kth symbol removed from Q, then to find the next
symbol, we calculate (and store in Q) the PD of the symbol
with (zzkx , zzky + 1). If zzky = 0 then we also compute the
symbol with (zzkx + 1, zzky ). Fig. 2 for example shows that
if the SD partition requires examining the 12th to the 16th
closest symbols, then symbols (1, 3), (2, 3) and (3, 1) are
first stored in Q. Since (1, 3) has the smallest PD in Q, no
new symbol is added as (1, 4) does not exist. We then visit
6the symbol with the second smallest PD in Q, i.e., (3, 1).
Subsequently, we add (3, 2) to Q and the process continues.
As verified in Section 5 by both our software and VLSI
design evaluations, MultiSphere can preserve the ML op-
timality due to three reasons: (a) the “Seeds to subtrees”
expansion is such that, independently of the seeds, the
union of all parallel subtrees will include all the nodes of the
initial (sequential) SD tree. As a result, no possible solution
is excluded from the search. (b) While the mapping of nodes
to subtrees is approximate, no node is excluded from the
final search; some nodes may instead be mapped onto dif-
ferent subtrees. (c) The new enumeration approach ensures
that each parallel tree search visits nodes in ascending PD
order as in the Schnorr-Euchner enumeration, which also
preserves the ML optimality.
3.2.2 Adjusting the Number of Allocated PEs
Depending on the channel condition and SNR, allocating
more PEs to an SD tree search can possibly increase com-
plexity without any further latency reduction. In order to
achieve low latency without unnecessary PE utilization,
MultiSphere can allocate to an SD search only K PEs, K
being the minimum value for which
KX
k=1
e Mk    , (4)
with Mk being the kth smallest MoP. Subtrees expansion
can then take place by using only K out of the NPE
available PEs, and their corresponding K seeds. The sum
in (4) approximates the probability that the correct solution
lies among these K seeds. Therefore, when this probability
reaches a predefined value   that we evaluate via simula-
tions in Section 5.1 then no more PEs are employed. Fig. 8
for example shows that by setting   = 0.5 at 16 dB SNR,
allows utilizing 62 PEs to achieve the same average latency
as a 128-PE MultiSphere at half of the latter’s complexity.
3.2.3 PE Scheduling for MIMO Multicarrier Systems
In MIMO multicarrier systems, we can inherently paral-
lelize the workload by allocating one sequential SD per
subcarrier. However, and as we show in Section 5.1, such a
method is inefficient when targeting the exact ML solution
since the latency of the multi-carrier frame is determined
by the “slowest” SD. As shown in Fig. 9, if we instead
use MultiSphere with 8-PEs to parallelize the detection of
each subcarrier and process each subcarrier sequentially, we
reduce latency by a factor of three compared to allocating
one sequential SD per subcarrier (52 in total). However, as
described in Sec. 3.2.2, when a large number of PEs is avail-
able to MultiSphere, allocating all PEs to a subcarrier may
unnecessarily waste processing power. To efficiently use the
available PEs, we hereby propose a PE scheduling approach
according to which MultiSphere processes the several sub-
carriers sequentially, starting from the one demanding the
most PEs. If Eq. 4 is unfulfilled for K PEs with K < NPE
we process the subcarrier using all available PEs. If, on the
other hand, (4) is met, still leaving enough available PEs for
more subcarriers to fulfill (4) for their corresponding MIMO
channel, we can then process these subcarriers in parallel.
As shown in Fig. 10, this allows for efficient PE utilization
when there can be many more PEs than subcarriers and
reduces latency by several orders of magnitude compared
to per-subcarrier parallelization strategies.
3.2.4 Approximate, Fixed-Complexity MultiSphere
MultiSphere can provide the exact ML solution at substan-
tially reduced processing latency compared to sequential
SDs. This latency, though, can significantly vary with the
SNR and channel condition. Solutions like the FSD [23] or
breadth-first SDs [13], [27], [28] provide a fixed and prede-
termined processing latency by sacrificing ML optimality.
In the same manner, MultiSphere can be terminated at any
time instant, after each SD finds its first candidate solution.
In such a case, MultiSphere’s latency can be flexibly set to
any value at runtime, in contrast to traditional, approximate
breadth-first approaches which can only set latency at de-
sign time. Consequently, MultiSphere allows for efficient
trade-offs between error-rate performance, latency and NPE
for a given transmission scenario.
From this family of approximate SDs, as discussed in
Section 1, FSD enjoys akin parallelization properties with
MultiSphere. However, while MultiSphere can use any
number of PEs, the FSD requiresNPE to be an integer power
of |O|. In addition, the FSD determines the tree paths to run
in parallel in a pre-defined manner and cannot adjust to
the transmission conditions. In Section 5.1, we compare the
FSD against an approximate, minimum latency version of
MultiSphere (denoted as a-MultiSphere) which only visits
the NPE most promising paths (i.e., seeds) and the SD’s
output is the seed with the minimum Euclidean distance.
This suboptimal approach requires neither MultiSphere’s
Seeds to Subtrees Expansion (Section 3.1.2) nor MultiSphere’s
Tree Traversal and Enumeration (Section 3.2.1) enabling high-
throughput designs with a large number of information
streams. In Section 5.1 we show that for a 16 ⇥ 16 MIMO
configuration, a-MultiSphere performs similar to the FSD
with one eighth of the latter’s PEs, while our VLSI post-
synthesis evaluation in Section 5.2 shows that this advan-
tage translates to almost an order of magnitude higher
hardware efficiency.
In soft-output systems, calculating the soft information re-
quires calculating multiple constrained ML problems [29]
and therefore, MultiSphere is still applicable. However, the
complexity of traditional soft-output SD approaches [29],
[30], [31] becomes impractical when applied to large MIMO
systems and their parallelization would thus require an
impractically large number of PEs. To the best of our knowl-
edge, the only soft detection solution that is applicable
to large MIMO systems is the soft-output version of the
FSD (hereafter referred to as SFSD). Therefore, for soft-
output systems we focus on the approximate version of
MultiSphere and compare its performance against the SFSD
and the recent, partial marginalization-based approach of
[32]. In Sections 5.1 and 5.2 we show that in a similar 16⇥16
MIMO scenario and at 0.75 code rate, the soft-output version
of a-MultiSphere achieves a performance advantage that is
consistent with that of the hard-output version.
4 MULTISPHERE: VLSI ARCHITECTURE
The primary challenge in retaining MultiSphere’s algorith-
mic advantage in practice lies in the design of a VLSI
7Fig. 3: MultiSphere’s Sphere Detection engines and parallel framework.
architecture which efficiently addresses MultiSphere’s tree
traversal and enumeration (Sec. 3.2.1). Of particular chal-
lenge is firstly, finding the subset of at most
p|O| nodes
which may be visited at a specific tree level without any
taxing sorting operations, and secondly, selecting the next
sibling node within the subtree Ti by avoiding sequential or
high-complexity comparisons. In the following, we present
the design of a VLSI architecture which efficiently tackles
both challenges at a minimal area and critical path overhead.
We note that our architecture serves as a proof-of-concept
of MultiSphere’s principles when all PEs are allocated to
a single subcarrier. As we will show in our evaluation, dy-
namic allocation of PEs to subcarriers is suitable when many
PEs are available, necessitating algorithmic co-design and
tradeoff study of efficient dispatchers and interconnection
networks and is thus left for future work.
4.1 Parallel MultiSphere Detection Engines
MultiSphere’s processing approach maps to the single-
instruction multiple data paradigm, i.e., tree-search is per-
formed in parallel on multiple Tis. Moreover, MultiSphere’s
tree partitioning (Sec. 3.1) allows for detection with minimal
dependencies and data exchange, as during detection only
the radius is exchanged, only once and only in the exact
ML case. To minimize processing latency and to allow eval-
uation with arbitrary PEs, our framework is based on dis-
tributed memory storage and de-centralized control units.
Figure 3 depicts the overview of MultiSphere’s detector as
well as the parallel engines’ architecture, interconnecting
an arbitrary number of detection engines with minimal
overhead. The R matrices and the y values are broadcast
to all engines, while Tis in the form of validity matrices vm
are assigned to each engine. Exact engines signify having
reached the first leaf on their Tis by a distinct signal which
is also used as a self-disabling latched pulse. All PD values
along with their partial vectors (i.e., keys and labels re-
spectively) are processed by comparator networks arranged
in a binary tree fashion, i.e., processor arrays denoted as
MinTrees (MTeng) which in essence serve as the engines’
interconnection network. The network’s output i.e., the final
partial vector and partial distance is either broadcast to all
detection engines (exact case) or forwarded to the output
(approximate case). When all exact engines reach their first
leaf, they store the output corresponding to the minimum
PD, the self-disabling signal is reset and they resume on the
next clock cycle. In the case of instantiating many detec-
tion engines, the critical path and fanout can be reduced
through input storage replication. Despite MultiSphere’s
concurrency, exact-ML depth-first detection is stochastic and
one cannot assume that the PEs will finish in a sequential
order. Thus, employing the efficient reduction circuits in
[33], [34] would increase latency, particularly in the high
SNR range. In the case of the soft-output a-MultiSphere,
each engine’s partial vector and partial distance pair are
concatenated onto a single vector and forwarded to an LLR
processor (Fig. 3) which calculates the Log-likelihood ratios
and whose architecture we describe in the following section.
4.2 The MultiSphere Sphere Detector Engine
Exact Multisphere: In this section, we describe the internal de-
sign of the exact MultiSphere SD engine, which is based on a
generalization of the folded one-node-per-cycle architecture
first defined in [8] with additional node replacement and
enumeration logic, following similar principles as [8]-ASIC-
II. Despite the various SD approaches [8], [13], [18], [28],
[35], [36], [37], this is, to the best of our knowledge, the most
efficient design for depth-first SDs that can find the exact ML
solution while visiting one node per clock cycle. We employ
integer arithmetic and present a VLSI architecture which
enables MultiSphere’s efficiency via bit-parallel operations
also supporting traditional decoding and is also scalable to
denser constellations as our evaluation shows.
4.2.1 Tree-Traversal Processor (TTP)
The TTP (Fig. 4-left) selects
p|O| nodes to be visited on
the current tree level l and computes their PDs. To avoid
dividing by Rll, (Eq. (3)), we multiply all constellation point
values by Rll. The processing datapath of a-MultiSphere’s
branch (Fig. 4, middle) is almost identical MultiSphere’s TTP
excluding the node collector described below.
4.2.1.1 Low-Complexity Multiple Constant Multipliers
(MCMs): Due to the large number of multiplications
required for detection, designing efficient constant
coefficient multipliers is critical. Our designs employ
8Fig. 4: MultiSphere’s Tree-Traversal Processor (left) illustrating
task parallelism for finding the closest symbol and collecting
the nodes within Ti. Consequently, the subtree node collector
unit and Zigzag to Index Mappers incur a minimal overhead to
the critical path. The a-MultiSphere branch (middle): pipeline
registers are depicted via red parallelograms. Integer MCMs
(right): multiplier-based and multiplierless.
a multiplier which stores only the positive integer
constellation values in a [
p
|O|
2 · (log2(
p|O|) + 1)]-bit
lookup table (Fig. 4-right). In order to map constellation
points, we employ binary indices that also address the
lookup table while the most significant binary index
bit adjusts both the multiplication result and the final
lookup address (for negative constellation values.) We
also considered two additional multipliers: a) in which we
store positive and negative integer constellation points in
a (
p|O| · (log2(p|O|) + 1)]-bit lookup table (full-depth,
denoted as MCM-F), and b) the flexible multiplierless
approach of [20] for up to 64-QAM. Due to the exact
ML nature of MultiSphere, we employ two’s complement
arithmetic (i.e., “2sC” in Fig. 4-right) instead of negation via
NOT gates as in [20]. In Section 5.2 we present a thorough
efficiency evaluation of multipliers via synthesis.
4.2.1.2 Slicer: Following the computation of y · Rll, the en-
gine determines s(c)l via its slicer. To employ the aforemen-
tioned low-complexity multipliers, slicing relies on interme-
diate integer boundaries scaled by Rll. We then compare the
received symbol with the scaled boundary and directly map
it to a constellation point index. Additionally, we detect the
received symbol’s relative position (i.e., left or right) to the
selected closest point for subsequent employment by our
“Zigzag to index Mapper”. We determine the relative position
via two comparators and one “2sC” module for 16-QAM
(six comparators and three “2sC” modules for 64-QAM).
4.2.1.3 Subtree Node Collector (SNC): One of MultiSphere’s
main architectural novelties, the SNC collects at most
p|O|
nodes which the detector will visit on a particular level, by
efficiently avoiding complicated, sorting operations which
would adversely affect the critical path. Our proposed ap-
proach is based on the MTni comparison processors (Figs.
4, 5) which operate in parallel to the y · Rll calculation and
the Slicer. To define and store the Ti for each engine, we
consider the nodes per level arranged in ascending order of
their zigzag coordinates, first by zzx and then by zzy , i.e.,
(0, 0) (0, 1)...(
p|O|,p|O|). In this manner, we only need a
single bit to denote a node’s presence in Ti and therefore
defining the latter in a detection engine through a validity
Fig. 5: Architecture of MultiSphere’s Node Replacement Pro-
cessors (left) realizing enumeration, PD calculation and partial
vector generation. Right side: MinTree processors’ architecture.
matrix (vm) requires nt · |O| bits. For every unique zzx,
we employ a single MTni processor which outputs the
minimum valid zzy . Note that the arrangement of theMTni
processors is a function of the constellation size and thus
the actual zzxs need not be processed by the MTni net-
work. Thus, the MTni comparators’ width is just log2
p|O|
bits. Next, we generate a binary mask of
p|O| bits which
signifies (via zeroes) the nodes (among the
p|O| chosen)
for which zzy = 0. In parallel, a single, more complex
MTz processor processes both coordinates to denote the
minimum zzx for which zzy = 0 (Fig. 4). We then decode
the index into a
p|O|-bit vector and OR the result with the
mask to get the final valid nodes.
4.2.1.4 Zigzag to Index Mapper (ZIM): This mapper employs
the closest point index, the single-bit relative position of the
received symbol (left or right) and the zigzag coordinates
from the SNC to generate the indices of the nodes selected at
the current level. Mapping is based on an optimized lookup
table to maintain a low area and critical path overhead.
4.2.2 Node Enumeration Processor (NEP)
The NEP determines the next sibling and stores the current
search state per tree level (i.e., the node attributes). The
state normally consists of the node’s partial vector s(l), its
PD, and a single bit flag which verifies validity. In the case
of MultiSphere, the proposed 2D enumeration (Sec. 3.2.1)
requires additional storage of zzx, zzy per node. The current
tree-search state also involves storing the Euclidean distance
d(s(l+1)) and y · Rll, both of which the TTP has already
computed. Each storage unit, organized as a register bank,
stores
p|O| elements of: a) log2p|O| bits for the partial
vectors, b) parameterized width for the PDs, c) single bits for
validity and d) 2 · log2 |O|2 bits for zzx, zzy . Additionally, we
employ |O| bits per level to store the level’s current validity
matrix vm(l).
4.2.2.1 Node Storage: Our proposed storage solution adopts
a parallel load/store register file. To reduce switching ac-
tivity, we employ fine-grained clock enabling on all SD
registers. While MultiSphere traverses down the tree, its
control unit ensures through a level write signal that only a
single storage unit will be active. We notice (Fig. 2) that the
order of the node indices per level depends on the received
symbol (i.e., we cannot directly map the node’s constellation
index to its location in the buffer). We thus address our
storage via zzx to avoid expensive permutations.
4.2.2.2 Node Replacement Processors: Depending on zzy ,
MultiSphere can replace each node with up to two siblings
(Sec. 3.2.1). To efficiently find the replacements and main-
9tain the one-node-per-cycle processing rate, we introduce
two distinct modules of similar functionality, the Horizontal
Node Replacement Processor and the Vertical Node Replacement
Processor (HNRP and VNRP, Fig. 5). They consist of the
Replacement Discovery Processor (RDP) that computes the
attributes of a sibling and forwards these attributes to
the PD / partial vector processor. The RDP’s slicer and
multiple constant multiplier (MCM) recompute the closest
node’s indices and their relative position to the received
symbol1. As MultiSphere explores potentially a subset of the
constellation at each Ti level, incrementing zzy by one i.e., a
simple vertical zigzag and then sequentially checking if each
resulting node is part of Ti (or the constellation), is indeed
one solution albeit an inefficient one. We instead employ ap|O|-bit vector (valid bits from buffer in Fig. 5) corresponding
to the current subconstellation state from the validity matrix
vm(l) as selected via zzx. This stored part of the array
is XOR-ed with the binary decoded zzy and the result is
used as: a) a validity vector for the Replacement Discovery
Processor’sMTni to select the minimum among all remaining
valid zzys and b) the new validity vector which will replace
the corresponding part of vm(l). Once all subconstellation
nodes have been visited, the new validity vector consists of
zeros and the visited all nodes signal is generated. The SD will
then avoid storing the VNRP’s result, invalidate the buffer
location corresponding to the selected subconstellation and
bypass PD calculation. Similarly, the HNRP’s valid bits from
buffer signal denotes instead the remaining valid nodes for
which zzy = 0. To avoid storage conflicts, only the VNRP
invalidates buffer locations. Notice that now the VNRP and
HNRP node attribute outputs have to be written to the
storage unit’s register file. The outputs’ real indices are by
definition different and this is exploited to establish conflict-
free storage access. The node attribute vectors generated
by each replacement unit are de-multiplexed into a specific
location of the
p|O|-element register file and the two de-
multiplexed vectors are then merged into one by an OR
operation. The merged vector is then employed for storage.
When the replacement is invalid, decoding of the index is
disabled and nothing gets stored.
Approximate Multisphere (a-Multisphere): a-MultiSphere’s
fixed processing complexity allows for a pipelined parallel
VLSI architecture where we consider a processing element
as the fully-instantiated logic required to process a single
SD path across all tree levels. a-MultiSphere’s processing
datapath is almost identical to that of MultiSphere’s (Fig.
4) TTP except for the Subtree Node Collector. Compared with
the FSD, a-MultiSphere incurs a minor overhead, mainly
involving the ZIM and the additional pipeline. In the nt=16
case, a-MultiSphere’s initial latency is 219+log2(NPE) clock
cycles, corresponding to a pipelined MTeng array.
MinTree (MT) Processor Trees: MultiSphere’s VLSI ar-
chitecture relies on trees of MinTree processors (Fig. 5): a)
MTni that output the minimum valid zzy per zzx, employed
also inside the RDP, b) MTz that output the minimum
zzx for which zzy = 0, and c) MTeng interconnecting the
engines and used within each detector. Fig. 5-right shows
1. Note that the TTP has already computed these and they can be
stored at the expense of increased area requirements in large antenna
setups. This would slightly reduce node replacement delay only, as it
lies outside the critical path (i.e., the TTP).
the architecture of each MinTree processor. Each processor
outputs a valid word containing the actual value (key),
the corresponding rank (label) of each key and its validity
bit, based on combinational (CMB) and comparison (<>=)
circuits. Notice that MTeng and MTni are almost identical
apart from the unused label in the latter. In Section 5.2 we
assess the complexity of each processor, its contribution in
the total cost of MultiSphere and in tree arrangements.
LLR Processor: For calculating the log-likelihood ratios,
instead of the MTeng processor tree, the partial vectors
and distances are initially processed by a streaming par-
allel bitonic sorting network (i.e., SN1 in [38]), modified to
wholly or partly employ each vector as the sorting key. We
chose this particular architecture as it features the lowest
latency while requiring the least amount of resources [38].
Apart from the sorted partial distances, the sorting net-
work outputs NPE partial vectors of nt⇥ log2 |O| bits, i.e.,
equal to the number of LLRs that need to be calculated.
The partial vectors are then regrouped into nt ⇥ log2 |O|
vectors of NPE bits each, where the first NPE-bit vector
contains the leftmost bit from each “sorted” partial vector
(i.e., corresponding to the sorted partial distances) and so
on. Hence, the leftmost bits (hereafter referred to as the ML
bits) of the regrouped vectors correspond to the minimum
partial distance. Each of these ML bits along with each
regrouped NPE-bit vector are input to a Flipped Bit Index
Processor which computes the index of the first bit inside
this vector that is non-equal to the ML bit. This selects one
partial distance out ofNPE , which, along with the minimum
partial distance and 12 2 are used to compute the final LLR
after clipping. We note that the proposed LLR processor
can be flexibly (e.g., sorting network size, number of index
and clipping processors) instantiated to meet specific device
requirements; for the purpose of exploration, our evaluation
assumes a fully parallel sorting network of up to NPE keys
and an expansion of up to 16⇥log2 (64) LLRs.
5 PERFORMANCE EVALUATION
Here we jointly assess MultiSphere’s, exact and approxi-
mate, algorithmic and VLSI architecture performance. Mul-
tiSphere’s algorithmic performance is evaluated via simu-
lations in terms of processing latency2 and overall com-
plexity3. For our architectural comparisons, we implement
the software and VLSI versions of the sequential approach
for which we replace the exhaustive SE enumeration with
the PAM-based enumeration in [12] (hereafter referred to as
our Sequential PAM SD) since it a) scales better with dense
QAM constellations and b) expands a subset of
p|O| nodes
on each level, similarly to MultiSphere’s bound (Sec. 3.2.1)
Unless specifically stated otherwise, all Euclidean distance
calculations employ the exact l2 norm. For consistency and
fairness, we compare a-MultiSphere against our own flexible
FSD VLSI architecture for hard and soft information-based
detection. All of our VLSI architectures follow the design
principles of Sec. 4. For our evaluations the seeds have been
identified via a K-Best SD, with K=NPE .
2. Via the number of visited nodes, assuming that one node is visited
among those examined at every time instant [5], [8], [18], [20], [37].
3. Via the number of partial distance calculations performed, depend-
ing on the SD algorithm [5], [8], [12].
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Fig. 6: MultiSphere’s symbol error rate (SER) in actual and
mathematically modelled channels (10⇥ 10, 16-QAM).
5.1 Algorithmic Performance Evaluation
We first evaluate MultiSphere’s exact version in an un-
coded, 16-QAM modulated 10 ⇥ 10 MIMO multi-carrier
system assuming sorted QR decomposition (SQRD) as in
[39]. We mathematically model each sub-channel between a
transmit-receive antenna pair as a 5 tap i.i.d. Rayleigh chan-
nel (in the time domain). We also evaluate MultiSphere via
actual channel traces, measured4 in indoor conditions. For
our evaluations the channel is static over the transmission
of a packet, i.e., it is assumed that one packet is transmitted
per channel coherence time. As a result, preprocessing (i.e.,
channel estimation, QR decomposition, Seeds Identification)
takes place once, at the beginning of each packet.
Single-Carrier Latency and Complexity: Figure 6 verifies that
MultiSphere’s ML optimality in all cases. Figure 7 depicts
MultiSphere’s latency and complexity for several NPE cases
in comparison with the state-of-the-art Sequential PAM and
Geosphere [5] SDs, for both MoPs (M and Ms, Section
3.1.1). We note that our algorithmic evaluation does not
consider the latency overhead of finding and distributing
the minimum r2 across the NPEs. Fig. 7 validates that
MultiSphere can consistently decrease latency when NPE
increases; for NPE = 16, MultiSphere reduces latency by
more than an order of magnitude compared to sequential
SDs. Moreover, as Fig. 7-bottom shows, MultiSphere re-
duces latency without substantially increasing complexity.
In particular, the overall complexity can be even smaller
than that of the highly-optimized, state-of-the-art sequential
SDs examined. In addition, Fig. 7-top shows that both of
the the proposed MoPs i.e.,M andMs attain a very similar
latency reduction performance. Moreover, Fig. 7-top verifies
that the latency advantage of MultiSphere is consistent for
both mathematically modelled channels and actual channel
traces. Fig. 7 also displays the latency and complexity for
NPE = 32, when, instead of using the proposed method
(Sec. 3.1.1), we always include the most promising seed
and randomly choose the rest. Compared to the sequential
SD, this reduces latency only by approximately 20% though
also increases complexity by 50%. For the same NPE , our
proposed seeds identification method reduces latency by 29⇥
and has a lower complexity compared to the sequential SD.
Adjusting the employed PEs: Fig. 8 highlights the efficiency
of our method in Section 3.2.2 that adjusts the number of
4. A 20 MHz, 52 subcarriers MIMO-OFDM system was realized via
WARPv3 radios and WARPLab software [40], in the he 5 GHz ISM
band. Channel traces for single antenna users from 10-antennae Access
Points (APs) were measured separately and combined for each 10 ⇥
10 channel realization. To emulate simple user selection strategies, the
SNR of jointly scheduled users does not differ by more than 3 dB.
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Fig. 8:MultiSphere when we adjust the numberK of employed
PEs (NPE = 128, 16-QAM 10⇥10 MIMO). Presented results
involve the M MoP and actual channel traces. Similar results
hold for mathematically modelled channels.
utilized PEs (K) and therefore complexity, as a function of
 , without affecting the achievable latency. We note that for
  = 1 all available PEs are used (K1 = NPE), which, as
shown in Fig. 8, results in excessive overall complexity in
the high SNR region, whereas adopting a very small   leads
to under-utilization of the available PEs and a processing
latency “floor”. By setting  =0.5, a good trade-off between
latency, complexity and number of utilized PEs is accom-
plished. Then, compared to allocating all PEs ( =1), we can
reduce complexity by 50% without a noticeable latency in-
crease, and with the ML solution still being guaranteed. Via
extensive simulations we have validated that the approach
is insensitive to the exact selection of  . Setting   to 0.5±0.1
practically leaves latency and complexity unaffected.
Multi-Carrier Performance and Scheduling: Figures 9 and 10
compare MultiSphere to a straightforward scheme adopting
per-subcarrier parallelization according to which, one exact,
sequential SD processes each subcarrier. Fig. 9 displays
results using actual channel traces consisting of 52 active
subcarriers for the purpose of more realistic comparisons.
We see that conventional, per-subcarrier parallelization, fails
to efficiently reduce latency despite the large number of em-
ployed PEs (52), since the subcarrier with the highest latency
determines the multi-carrier block’s latency as well. On the
other hand, sequentially processing the subcarriers via an 8-
PE MultiSphere, results in a 3⇥ latency reduction compared
to per-subcarrier parallelization via sequential SDs (16 dB
SNR). Moreover, in the high SNR range and with a 32-PE
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Fig. 9: MultiSphere’s multi-carrier block latency vs. per subcar-
rier parallelization (16-QAM, 10⇥10 MIMO, NSC=52). Results
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Fig. 10: MultiSphere’s multi-carrier block latency v.
PE/subcarrier processing with respect to NSC (simulated
channels,MMoP, 10⇥10 MIMO, 16-QAM, 16dB SNR).
MultiSphere we reduce latency by more than an order of
magnitude. Figure 10 displays latency when targeting exact
ML detection, for a varying number of subcarriers NSC ,
and multiple configurations and NPE values. We show that
straightforward, per-subcarrier parallelization is incapable
of efficiently reducing latency while preserving ML opti-
mality. On the other hand, Fig. 10 shows that for the same
degree of parallelism (NPE = NSC ) MultiSphere combined
with the PE scheduling of Section 3.2.3, and   = 0.5, can
provide a latency reduction of more than two orders of
magnitude, compared to per-subcarrier parallelization (for
NSC = 512). In addition, we show that MultiSphere, in com-
bination with the proposed scheduling, is the first method
that can exploit any number of PEs (e.g., NSC ⇥ 32) and
consistently reduce processing latency, while still providing
the exact ML solution. Without scheduling, even if the PEs
are enough for MultiSphere to reach the minimum exact SD
latency (i.e., 2nt   1 nodes), due to the sequential subcarrier
processing, the overall minimum processing latency will be
of the order of O(2 · nt ·NSC).
Approximate Detection: Figure 11 compares a-MultiSphere
(Section 3.2.4) with FSD and the K-best sphere decoder
[13]. For fairness, a-MultiSphere, FSD and K-best decoder
employ the sorted QR decomposition tailored to the FSD
[23]. For the K-best detector we find the K-best siblings via a
geometrically-based enumeration [28], [41]. Figure 11 shows
that since a-MultiSphere can focus its processing power on
the most promising paths to include the correct solution,
it consistently outperforms FSD for the same number of
PEs, both for coded and uncoded systems, and with the
gains increasing when smaller error-rates are targeted. Then,
depending on the SNR, and for a 16 ⇥ 16, 64-QAM mod-
ulated system, a-MultiSphere can provide a similar error-
18 19 20 21 22 23 24
10 8
10 6
10 4
10 2
100
FSD 4096
a-MultiSphere, NPE=384
a-MultiSphere, NPE=512
K-Best (K=32, 14400 nodes)
K-Best (K=64, 57472 nodes)
SNR (dB)
B
ER
FSD 4096 (w. FEC)
a-MultiSphere 512 (w. FEC)
Fig. 11: Error rate of a-MultiSphere, FSD and K-best SDs
in mathematically modelled channels for both uncoded and
coded systems (64-QAM, 16⇥ 16 MIMO, 0.5 rate (133/171)8
convolutional code) and varying NPE .
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Fig. 12: Soft a-MultiSphere v. SFSD: BER performance with 0.5
and 0.75 rate LDPC channel code (|O|=64, 16⇥16 MIMO).
rate performance to the FSD by utilizing less than one tenth
of the PEs (384 instead of 4096). In addition, as discussed
in Section 1, FSD requires NPE to be a multiple of the
order of the transmitted constellation, which makes FSD
inefficient for very-dense constellations. On the contrary, a-
MultiSphere can efficiently utilize any number of available
PEs. Notice that for SNRs of practical interest, the K-best SD
can achieve a similar error-rate as a-MultiSphere, albeit at a
much higher complexity premium i.e., requires 14400 nodes,
or equivalently, 900 a-MultiSphere paths (3592 for K=64).
MultiSphere for soft-output systems: In Fig. 12 we compare
the soft version of a-MultiSphere (where soft information
is approximated by only exploiting the NPE seeds), to the
soft-output version of the FSD (i.e., SFSD) [42], and to the
partial marginalization - based AIR-PM detector [32] for its
minimum complexity, where one layer is fully expanded,
and 448 paths are visited. To the best of our knowledge,
these are the only approaches that can practically apply
to large MIMO systems. Fig. 12 shows that, similarly to
the hard-output case, the number of required PEs for a-
MultiSphere to achieve the same error-rate performance
with SFSD can be nearly an order of magnitude fewer. More-
over, for the same number of visited paths, MultiSphere
substantially outperforms AIR-PM in terms of error-rate. In
contrast to MultiSphere, AIR-PM is not as flexible, hence in
order to further improve the latter’s error-rate performance,
an impractical number of approximately 3 ·104 nodes would
need to be visited.
5.2 VLSI Architectures Evaluation
In order to explore scalability, we first assess the area and
delay of the exact and a-MultiSphere PEs as well as the
LLR processor’s for |O| 2 {16, 64}-QAM modulation and
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to nt and |O|: area (GE) breakdown at maximum frequency for
MultiSphere, the Sequential PAM SD, a-MultiSphere and FSD
(left plots). The right plots depict the LLR processor’s scalability
and overhead when setting NPE= |O|.
nt 2 {4, 8, 16}. We initially employ 24-bits for d(s(l)), 16-bits
for R and 18-bits for the noise variance, in order to assess
the worst case impact of scaling nt and |O| (i.e., to reach
ML performance at nt=16, |O|=64). Next, we jointly eval-
uate area requirements, performance and dynamic power
consumption based on our algorithmic results (Sec. 5.1)
using a 16-bit datapath for 16-QAM and retaining the 24-bit
d(s(l)) for a-MultiSphere at 64-QAM. The detectors’ highly
modular and parametric Verilog RTL code is synthesized
using the Synopsys Design Compiler and TSMC 45nm stan-
dard cell libraries at 25 C and 0.9V. We apply the actual
channel traces to simulate the gate level netlist and generate
the corresponding switching activity files. We then estimate
the worst-case (i.e., the channel changes with every new
subcarrier) average dynamic power consumption for the
SNR values of Sec. 5.1 using Synopsys’ Power Compiler
and respectively evaluate hardware and energy efficiency
(denoted as Heff and Eeff ) via the bps/GE and Joules/bit
(J/bit) figures of merit5. We also compare our post-synthesis
results via technology scaling6 with the exact, and the
approximate lf1 enumeration SDs in [43], the approximate
method in [44] (which supports only up to QPSK) and the
high-throughput SDs in [45], [46]. We note that our designs
can instantiate arbitraryNPEs; hitherto presented results are
only indicative due to workstation memory limitations7.
Single-Engine Scalability: Here we show that MultiSphere’s
relative architectural overhead can be kept at low levels
and decreases in large antenna setups (which constitute
this work’s main focus). We compare area requirements and
maximum achievable frequency of the MultiSphere, Sequen-
tial PAM SD, a-MultiSphere and FSD PEs. Post-synthesis
results in Fig. 13 show that the exact and a-MultiSphere’s
respective gate count overhead is reasonable at 26% and
10% for nt=4, reducing to 13.9% and to 7.3% in the nt=16,
16-QAM case (45.5%, 18.9% and 20%, 11% respectively for
5. Calculated as Throughput(bps)Area(GE) and
dynamic Power(W)
Throughput(bps) . Throughput given
by nt·log2(|O|)L·tmin , tmin being the minimum clock period and L the clock
cycles required for symbol detection (L equals to the average number
of visited nodes in the exact and to paths
NPE
in the approximate design).
6. Frequency scaling from T nm via multiplication by T
45
, power
scaling from VDD via multiplication by ( 0.9VDD )
2 · 45T .
7. We finally note that input to the detection engines is assumed to be
managed externally in line with the literature [8], [13], [18], [21], [28],
[43], [44] and is beyond the scope of this work.
64-QAM). Increasing nt to 8 from 4 roughly doubles the
exact architectures’ area which then becomes 2.3⇥ larger
for nt = 16 (in the approximate case the average factor is
3.5⇥). Frequency-wise, the Sequential PAM SD’s advantage
is less than 4% at 16-QAM for nt = 8 (i.e., 389 v. 377 MHz)
and less than 8% at 64-QAM (345 v. 322 MHz), while it is
diminishing for larger nts. Similarly, a-MultiSphere achieves
1.176 GHz (|O|=16) and 1 GHz (|O|=64) for nt=8 (the FSD
respectively achieving 1.250 and 1.030 GHz). Figure 13-right
shows that setting NPE = |O| and for 16-QAM modulation
the sorting network accounts for up to 46% of the LLR
processor’s area (nt = 4). Increasing nt to 16, expands the
sorting network’s gate count by up to 2.14⇥ due to the
increase in the partial vector width and also increases the
size of the LLR sub-processing arrays (Fig. 3), which account
for up to 30.3% of the total LLR processor’s gates (i.e., the
flipped bit index processors). When |O| = NPE = 64, the
sorting network dominates the total gate count (i.e., 63.5
up to 72.4% for nt = 16 and nt = 4 respectively). In all of
the displayed sorting network cases and due to pipelining,
NPE does not affect the critical path as much as nt does;
thus the LLR processor achieves 1.25GHz for nt=4 and up
to 833MHz for nt=16.
Multi-Engine Scalability and Detection Performance: ForNPE 2
{8, 16, 32} at 16-QAM, the average maximum (i.e., at 16
dB SNR) algorithmic speedup of exact detection based on
the number of visited nodes is 4⇥ up to 36⇥ (Fig. 7-top).
MultiSphere’s VLSI post-synthesis processing throughput
speedup for NPE = 32 is close to the algorithmic speedup,
i.e., approximately 29⇥ against the Sequential PAM SD and
30⇥ against a single MultiSphere processing element. Table
1 displays the maximum energy efficiency (Eeff ) involving
dynamic power consumption and the area required per
exact and approximate PE at the maximum achievable fre-
quency. Based on the above, we can configure the parallel
engines forNPE 2{8, 16, 32} to respectively operate at 96.15,
20.45 and 10.68 MHz for which MultiSphere’s dynamic
power consumption decreases up to 27.4⇥ (i.e., to 1.09, 0.26
and 0.11 mW per engine for NPE 2{8, 16, 32} respectively at
25  C and 0.9 V). Additional power consumption savings
can be achieved through voltage scaling. Note that even
though the exact SD in [43] has a lower area footprint
due to a PSK-based enumeration, the proposed architectures
achieve higher clock frequencies (Table 1).
In multi-carrier detection (Figs. 9, 10 and 14-left), Multi-
Sphere is significantly more efficient than conventional par-
allelization via sequential SDs, and its efficiency increases
with NPE . When processing a frame with NSC = 52, a
single MultiSphere VLSI detector can achieve a speedup
of 2.5⇥ (NPE = 8) to 15⇥ (NPE = 32) over 52 Sequential
PAM detectors operating in parallel. This translates to a
7.4⇥ higher energy efficiency (NPE = 8, 10dB SNR) which
can increase up to 31.1⇥ (NPE =32, 16dB SNR). Moreover,
MultiSphere features a notably smaller area footprint; at 752
(NPE=8) to 2891 KGE (NPE=32), compared with 4766 KGE
for the Sequential PAM, 4293 KGE the sequential PSK and
3382 KGE the approximate sequential lf1 SDs of [43]. Thus,
MultiSphere’s hardware efficiency is higher than all efficient
sequential architectures: 6⇥ (NPE=8, 10dB SNR) up to 25⇥
(NPE=32, 16dB SNR) against our Sequential PAM and even
3⇥ up to 13⇥ against the very low complexity lf1 SD of
13
TABLE 1: MultiSphere’s per-engine area, power, energy effi-
ciency and speedup at maximum frequency against the state-of-
the-art. Listed architectures without a citation are synthesized
from Verilog RTL via TSMC 45nm libraries, at 25 C and 0.9V.
Detector T NPE f Area
a Powera Ee↵ c Speedup(nm) (MHz) (KGE) (mW)b (pJ/bit)
|O
|=
1
6
,
n
t
=
1
0 Sequential PAM 45 1 385 91.66 3.8303 249.97 1.00i
Sequential PSK [43] 250 1 332d 82.56e N/A N/A 0.86i
MultiSphere 45
1 368 106.9 3.9403 268.66 0.95i
8 333 751.7 27.416 415.56 3.47i
16 322 1473 54.967 234.12 15.8i
32 307 2891 99.747 256.07 28.7i
FSD (|O|=64, nt=16)
45
1 893 1175 401.28 299.62 1.00j
4 833 3171 880.73 176.14 3.73j
a-MultiSphere (|O|=64, nt=16) 1 877 1305 452.32 343.76 0.80
j
4 666 3542 1096.71 226.65 2.98j
soft FSD (|O|=64, nt=16)
45
1 833 1647 479.79 383.83 1.00j
4 741 3685 973.30 218.99 3.56j
soft a-MultiSphere (|O|=64, nt=16) 1 666 1742 423.50 423.50 0.80
j
4 666 4059 1024.67 256.71 3.20j
Detector T NPE f Area
a Powera He↵ Ee↵
(nm) (MHz) (KGE) (mW) (bps/GE) (pJ/bit)
a-MultiSphere |O|=4, nt=16g 45 16 1136 6256 2915.5 5812.6 80.176
[44] TASERg 40 1 404d 1428 162.67d 226.19 503.62d
a-MultiSphere |O|=64, nt=4f,g 45 12 1111 653.6 240.79 40800 9.0295
[45] Complex K-Best, K = 10f,g 130 1 1205d 340.0 331.01d 8497.1 114.57d
a-MultiSphere |O|=64, nt=8f,h 45 24 1111 3823 1519.2 13950 27.531
[46] Real K-Best f,h 90 1 364d 665.0 143.00d 13154 16.346d
a Hierarchical synthesis (multiple engines). b Averaged circuit activity via channel traces
(SNR: 10-16 dB-|O|=16, 17-23 dB-|O|=64). c At 16 dB (|O|=16) and 23 dB SNR (|O|=64).
d Scaled to 45 nm. e Scaled to 10⇥10 by 2.4. f l1 norm. g 16-bit datapath. h 12-bit
datapath. i Exact detection (footnote 5). j Approximate detection, 64 paths (footnote 5).
[43]. Figs. 14-left and 10 show that further increasing NSC
also increases total latency in all cases. Still, for NSC =512,
a single MultiSphere detector with NPE =32 at 16 dB SNR
maintains approximately constant efficiency, at 280 pJ/bit
and 124 bps/GE, while all sequential SDs are up to two
orders of magnitude less efficient. Even the very low area
footprint, approximate lf1 SD of [43], achieves only 1.02
bps/GE in this case8. Note that aforementioned results do
not take into account the additional logic which would be
required in order to distribute/collect the multiple subcar-
riers to/from the sequential SDs and which would procure
an even more favourable result for MultiSphere. Figure 14-
right compares a-MultiSphere’s and the FSD’s energy and
hardware efficiency at 500 MHz (well-below the frequency
of Tab. 1 in order to allow performance projections for large
NPE values) for NPE 2 {1, ..., 128} in the case where the
FSD expands two levels (i.e., 4096 paths). Requiring just
512 paths to reach the same ML-approaching error rate (Fig.
11), a-MultiSphere achieves 8.72⇥ higher energy efficiency
and 9.63⇥ higher hardware efficiency when taking into
account the pipelined minimum search unit. The soft-output
a-MultiSphere can have up to 7.04⇥ higher area efficiency
and 6.76⇥ higher energy efficiency (for 4096 v. 512 paths as
in Fig. 12). A-MultiSphere’s energy efficiency advantage can
decidedly escalate when assuming a statically instantiated
LLR processor capable to process the required number of
paths in parallel (Fig. 14). Against the recent state-of-the-art,
such as the 16⇥16 MIMO in [44] (only supporting up to
QPSK), our 16-PE a-MultiSphere is an order of magnitude
more hardware efficient and 6⇥ more energy efficient. A
12-PE a-MultiSphere architecture attains a similar error-
rate performance to the K-best SD in [45] (K = 10), yet
achieves 4⇥ higher hardware and 12⇥ higher energy ef-
ficiency. Finally, a 24-PE a-MultiSphere is of similar error-
rate to the non-constant (K 2 [1, 16]) K-best SD in [46]
and slightly more hardware but less energy efficient. We
8. The lf1 SD in [43] visits 5% fewer nodes than SE enumeration.
TABLE 2: Isolated MCM and MT module complexity per
detector, type and MT tree size (TSMC 45nm, 25 C, 0.9V).
MCM: Complexity per detector Complexity per MCM typec
Detector MCMs |O| Figure of [20]
d [20]d MCM-H MCM-Fmerit (neg) (2sC)
MultiSphere NPE · (4nt+2
p|O|+6) 16 ADP
e,a 186.39 218.75 252.90 230.86
ADPe,b 244.96 324.00 229.80 212.00
EDPf,a 0.039 0.049 0.055 0.055
EDPf,b 0.099 0.131 0.081 0.079
a-MultiSphere (hard/soft) NPE · (2n2t ) 64
ADPe,a 309.04 488.37 279.48 264.6
ADPe,b 309.76 369.84 308.22 246.18
EDPf,a 0.062 0.092 0.062 0.063
EDPf,b 0.120 0.132 0.097 0.089
MT: Complexity per detector Node complexity per tree sizea,i,j,k
Detector MT Type MT Processors 1 8 16 32 64
MultiSphere MTeng
NPE ·[(
p|O| 1)nt]+NPE 1 Areag 741 5428 11326 23121 46714
a-MultiSphere (hard/soft) Paths 1/NPE4 ·log2NPE ·[log2NPE + 1] Powerh 0.1575 1.0503 2.1706 4.4022 8.8889
MultiSphere MTni
NPE ·(|O|+
p|O| 2) Areag 529 4317 9023 18408 37200
a-MultiSphere (hard/soft) -/nt ·log2 |O| Powerh 0.1086 0.8016 1.6555 3.3634 6.7961
MultiSphere MTz
NPE ·(
p|O| 1) Areag 765 5634 11768 24036 48572
a-MultiSphere (hard/soft) - Powerh 0.1584 1.0540 2.1768 4.4166 8.9159
a Hierarchical Synthesis. b Retiming Synthesis. c 16-bit input. d Optimized for |O|=16 or |O|=64.
eGE ·ns. fmW ·ns2. g GE. h mW. i 16-bit key, 8-bit label. j Using i/o registers and 2ns period.
k Total power assuming 100% utilization.
note though that we target a flexible proof-of-concept using
complex enumeration, not a specifically optimized case; we
also assume that the channel changes with every subcarrier
while [46] does not detail power estimation assumptions.
Complexity Assessment - MCMs andMT processors: To provide
a clearer perspective to the reader, we conduct a complexity
assessment of MultiSphere’s main arithmetic modules i.e.,
the MCMs and the MT processors. Due to the folded design
and its exact nature, MultiSphere requires fewer MCMs but
more MT processors (Tab. 2). a-MultiSphere on the other
hand features more computationally intensive yet simpler
operations. We also assess the efficiency of the proposed
MCMs against those in [20] via the area-delay and energy-
delay products assuming 16-bit input for all cases. Note
that [20] defines a single flexible MCM for |O| 2 {16, 64}.
For fairness, we employ distinct, optimized versions per
modulation. By “2sC” and “neg” we respectively distin-
guish between two’s complement and negation units (Fig.
4). Results show that for hierarchy-preserving synthesis, [20]
with two’s complement is slightly more efficient at 16-QAM.
At 64-QAM both of the proposed solutions are more efficient
even against the simple negation of [20]. Notice that when
the synthesis tool aggressively optimizes the design (retim-
ing strategy), the proposed MCMs are more efficient in all
cases. We chose the MCM-H due to the exploration scope
of the paper, in line with hierarchy-preserving synthesis.
Regarding the MT processors,MTz is the most complex, but
intentionally also the one least employed. Notice (Sec. 4) that
the tree size inside the detectors has O(
p|O|) complexity,
while the interconnection where MTeng is employed has
O(NPE) complexity. Utilization of the MT processors in
trees displays a close to linear behavior while the area and
power of the tree are almost negligible compared to that
of the rest of the PE (i.e., 3.6% and 3.1% of total respective
area and power at 100% utilization for a tree of 64 MTeng
processors and NPE = 1 for a-MultiSphere). We note that
the MT results for Table 2 employ i/o registers in every
processor and thus more closely reflect the a-MultiSphere
case. MultiSphere’s MTs exhibit a very similar relative cost,
though a single processor can have up to 79% lower area
compared to Table 2. MultiSphere’s critical path lies within
the TTP and even a 512 MTeng interconnection achieves
below 3.26 ns delay. Moreover, the MTeng tree attributes
a small fraction to MultiSphere’s dynamic power consump-
tion i.e., 0.85 µW for NPE = 32 at 16 dB. Note that the LLR
processor employs generic multipliers as the ones used for l2
norm calculation; thus soft-a-MultiSphere retains the same
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Fig. 14: MultiSphere (leftmost plots): energy and hardware
efficiency when single detectors sequentially process multiple
subcarriers (NPE=32) against multiple sequential SDs one per
subcarrier. a-MultiSphere (rightmost plots): energy and hard-
ware efficiency v.NPE . In this case, we extrapolate performance
by instantiating the parallel framework at 2 ns, in order to
develop a power and area model at 100% utilization.
MCM count. The additional processors are attributed to a)
the sorting network (i.e., 12 · log2(NPE)· [log2(NPE)+1] stages
of NPE2 , MTeng-type processors per stage) and b) the LLR
clipping processors (nt ·log2(|O|),MTni-type processors).
6 CONCLUSIONS
This work proposes MultiSphere, the first method to consis-
tently and massively parallelize large sphere decoders, and
consequently the fundamental ML detection problem, in a
nearly-“embarrassingly” parallel manner, while accounting
for the transmission channel. Joint algorithmic/VLSI eval-
uation shows that MultiSphere is the first approach able to
substantially and consistently reduce latency at a small com-
plexity overhead. Our efficient VLSI architecture performs
close to the algorithmic bound and in multi-carrier detec-
tion is up to two orders of magnitude more efficient than
conventional parallelization employing the most efficient
SDs in the literature. Moreover, a-MultiSphere’s algorithmic
performance enables our flexible VLSI framework to be
up to an order of magnitude more efficient than highly
optimized, state-of-the-art approaches. Besides large MIMO
systems, MultiSphere enables the practical realization of
a plethora of theoretical concepts the implementation of
which is considered impractical. Such concepts include ag-
gressive non-orthogonal multiple access (NOMA) schemes
[47], [48], as well as “Faster than Nyquist” transmissions,
including the promising Spectrally Efficient Frequency Di-
vision Multiplexing (SE-FDM) scheme [49], [50].
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APPENDIX
MULTISPHERE’S METRICS OF PROMISE (MOPS)
Here we first calculate an MoP that approximates the prob-
ability of an SD path to constitute the correct solution s(t).
Then, a simplified MoP is given that does not require the
prior knowledge of the noise variance  2 but, as shown in
Section 5, it is equally efficient with the original MoP in
terms of its ability to reduce sphere decoding processing
latency.
As described in Section 3.1, each tree path can be de-
scribed by its relative position vector (RPV) m, with ele-
ments ml. Denoting as xm the symbol vector related to the
path m, and with its l-th element being xml , our target is to
find anMoP that approximates the probability P
⇥
xm = s(t)
⇤
.
Using Bayes’ chain rule, this probability can be expressed as
P
h
xm = s(t)
i
=
ntY
l=1
P˜l [ml] (5)
with
P˜l [ml] = P
24xml = s(t)l      nt\
q=l+1
xmq = s
(t)
q
35 (6)
and
P˜nt [mnt ] = P
h
xmnt = s
(t)
nt
i
. (7)
We first calculate the probability P˜nt [mnt ] for the highest SD
tree level. This equals the probability that s(t)nt is the symbol
with the mnt -th smallest PD, or equivalently it is the mnt -th
closest QAM constellation symbol to the equivalent received
observable ynt (see Eq. 3),
ynt = s
(t)
nt + wnt (8)
where wnt represents the equivalent additive white Gaus-
sian noise of variance  2nt =  
2/ |Rntnt |2. Calculating
P˜nt [mnt ] is a non-trivial task that would require compli-
cated integrations with no obvious closed-form solutions.
In order to simplify this task, the corresponding probability
is approximated by using the pre-calculated minimum dis-
tance values that have been used in Section 3.1.3. By d(s)min(k)
(with k = 1, ..., |O|) we denote the k-th sorted dmin value.
Then, as shown in Fig. 15, we observe that the ordered
d(s)min(k) values can be well approximated by the function
d(s)min(k) ⇡ Dmin(k) =
p
↵(k   1), (9)
with ↵ depending on the minimum distance between the
QAM constellation symbols. For a minimum constellation
distance of two (where each QAM symbol dimension can
take the values ±1,±3, ...) a value of ↵ = 1.11 is cho-
sen, which minimizes the mean-squared-difference between
d(s)min(k) and Dmin(k) for a 64-QAM constellation. Since, in
contrast to d(s)min(k), Dmin(k) is a strictly increasing function
of the parameter k, we can approximate the probability
P˜nt [mnt ] as
P˜nt [mnt ] ⇡ P [Dmin(mnt)  |wnt | < Dmin(mnt + 1)] . (10)
Since the norm of the noise is Rayleigh distributed, and by
applying the approximation in (9), the above probability can
be easily calculated as
P˜nt [mnt ] ⇡ e 
↵(mnt 1)|Rntnt |2
2 2   e 
↵mnt |Rntnt |2
2 2 . (11)
Fig. 16 shows the simulated and the analytically approx-
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Fig. 15: Dmin and d(s)min(k) values for 64-QAM constellation
with minimum distance of two between symbols.
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Fig. 16: Simulated and the analytically approximated P˜nt as a
function of mnt .
imated P˜nt for an inner QAM constellation symbol and
verifies the validity of the proposed approximation. After
approximating P˜nt [mnt ] in (7), the probability P˜l [ml] in (5)
needs to be calculated to get P
⇥
xm = s(t)
⇤
. For all the SD
tree layers l with l < nt, the received observable after the
QR decomposition is
eyl = ntX
j=l+1
Rljs
(t)
j +Rlls
(t)
l + wl. (12)
Thus, under the assumption imposed by (5) that xmq = s
(t)
q
for all tree levels higher than l (i.e, that the corresponding
symbols belong to the correct vector solution), the received
observable at any level l, for any path, can be expressed as
yl = s
(t)
l + wl similarly to (8), with  
2
l =  
2/ |Rll|2. By using
a similar reasoning with when calculating P˜nt [mnt ], P˜l [ml]
can be generalized as
P˜l [ml] ⇡ e 
↵l[ml 1]|Rll|2
2 2   e 
↵lml|Rll|2
2 2 (13)
for any l = 1, ..., nt, and with the total probability
|O|X
k=1
P˜l [ml] ⇡ 1  e 
↵l|O||Rll|2
2 2 (14)
A2
asymptotically, for large |O|, tending to the value of one as it
should for the total probability. We note that the parameter
↵ can, in general, differ with l, since different QAMmodula-
tion can be used per transmit antenna. Since the logarithmic
function is monotonic, finding the most promising paths is
equivalent to finding the paths for which the logarithm of
their probability P
⇥
xm = s(t)
⇤
is minimized. Therefore, an
MoP for an SD tree path with RPV m can be given by
M (m) =  
ntX
l=1
ln
⇢
e 
↵l[ml 1]|Rll|2
2 2   e 
↵lml|Rll|2
2 2
 
. (15)
with
M (m) ⇡  ln
n
P
h
xm = s(t)
io
. (16)
The MoP of (15) requires the prior knowledge of the  2
value. If, for any reason, this is not available, a simplified
metric can be calculated instead. Since the exponential terms
in (13) are exponentially decreasing with ml, an upper
bound of P˜l [ml] can be calculated as
P˜l [ml]  e 
↵l[ml 1]|Rll|2
2 2 (17)
and therefore, an approximate MoP can be defined as
M˜ (m) = 1
2 2
ntX
l=1
↵l [ml   1] |Rll|2 (18)
with
M˜ (m)   ln
n
P
h
xm = s(t)
io
. (19)
From (18) it can be easily seen that finding the paths with
the smallest MoPs, does not really require the knowledge
of  2, or even of the parameter ↵ when the same QAM
constellation is used from all transmit antennae. Therefore,
the following simplified MoP can be used instead
Ms (m) =
ntX
l=1
↵l [ml   1] |Rll|2 . (20)
